


# Porting The Spectral Element Community Atmosphere Model (CAM-SE) To Hybrid GPU Platforms



Matthew Norman	ORNL
Jeffrey Larkin	Cray
Richard Archibald	ORNL
Valentine Anantharaj	ORNL
Ilene Carpenter	NREL
Paulius Micikevicius	Nvidia
Katherine Evans	ORNL

**2012 Programming weather, climate, and earth-system models  
on heterogeneous multi-core platforms**

# What is CAM-SE?


---

- Climate-scale atmospheric simulation for capability computing
- Comprised of (1) a dynamical core and (2) physics packages

# What is CAM-SE?

---

- Climate-scale atmospheric simulation for capability computing
- Comprised of (1) a dynamical core and (2) physics packages




[http://esse.engin.umich.edu/groups/admg/dcmip/jablonowski\\_cubed\\_sphere\\_vorticity.png](http://esse.engin.umich.edu/groups/admg/dcmip/jablonowski_cubed_sphere_vorticity.png)

## Dynamical Core

1. “Dynamics”: wind, energy, & mass
2. “Tracer” Transport: ( $\text{H}_2\text{O}$ ,  $\text{CO}_2$ ,  $\text{O}_3$ , ...)  
Transport quantities not advanced by the dynamics

# What is CAM-SE?

- Climate-scale atmospheric simulation for capability computing
- Comprised of (1) a dynamical core and (2) physics packages




[http://esse.engin.umich.edu/groups/admg/dcmip/jablonowski\\_cubed\\_sphere\\_vorticity.png](http://esse.engin.umich.edu/groups/admg/dcmip/jablonowski_cubed_sphere_vorticity.png)

## Dynamical Core

1. “Dynamics”: wind, energy, & mass
2. “Tracer” Transport: ( $\text{H}_2\text{O}$ ,  $\text{CO}_2$ ,  $\text{O}_3$ , ...)  
Transport quantities not advanced by the dynamics

## Physics Packages

Resolve anything interesting not included in dynamical core (moist convection, radiation, chemistry, etc)




[http://web.me.com/macweather/blogger/maweather\\_files/physprc2.gif](http://web.me.com/macweather/blogger/maweather_files/physprc2.gif)



# Gridding, Numerics, & Target Run


---



[http://www-personal.umich.edu/~pauliric/A\\_CubedSphere.png](http://www-personal.umich.edu/~pauliric/A_CubedSphere.png)


- Cubed-Sphere + Spectral Element
- Each cube panel divided into elements

# Gridding, Numerics, & Target Run




[http://www-personal.umich.edu/~pauliric/A\\_CubedSphere.png](http://www-personal.umich.edu/~pauliric/A_CubedSphere.png)

- Cubed-Sphere + Spectral Element
- Each cube panel divided into elements
- Elements spanned by basis functions





# Gridding, Numerics, & Target Run




[http://www-personal.umich.edu/~paullic/A\\_CubedSphere.png](http://www-personal.umich.edu/~paullic/A_CubedSphere.png)

- Cubed-Sphere + Spectral Element
- Each cube panel divided into elements
- Elements spanned by basis functions
- Basis coefficients describe the fluid





# Gridding, Numerics, & Target Run



[http://www-personal.umich.edu/~paullic/A\\_CubedSphere.png](http://www-personal.umich.edu/~paullic/A_CubedSphere.png)

- Cubed-Sphere + Spectral Element
- Each cube panel divided into elements
- Elements spanned by basis functions
- Basis coefficients describe the fluid



**Used CUDA FORTRAN from PGI**

OACC Directives: Better software engineering option moving forward

# Target 14km Simulations


---

- 16 billion degrees of freedom

# Target 14km Simulations

---

- 16 billion degrees of freedom
  - 6 cube panels






# Target 14km Simulations

---


- 16 billion degrees of freedom
  - 6 cube panels
  - 240 x 240 columns of elements per panel



# Target 14km Simulations

---


- 16 billion degrees of freedom
  - 6 cube panels
  - 240 x 240 columns of elements per panel
  - 4 x 4 basis functions per element



# Target 14km Simulations

---

- 16 billion degrees of freedom
  - 6 cube panels
  - 240 x 240 columns of elements per panel
  - 4 x 4 basis functions per element
  - 26 vertical levels



# Target 14km Simulations

---

- 16 billion degrees of freedom

- 6 cube panels

- 240 x 240 columns of elements per panel

$\rho, \rho u, \rho v, p$

- 4 x 4 basis functions per element

- 26 vertical levels

$H_2O$  ,  $CO_2$  ,  $O_3$  ,  $CH_4$  , ...

- 110 prognostic variables

# Target 14km Simulations

---

- 16 billion degrees of freedom
  - 6 cube panels
  - 240 x 240 columns of elements per panel
  - 4 x 4 basis functions per element
  - 26 vertical levels
  - 110 prognostic variables
- Scaled to 14,400 XT5 nodes with 60% parallel efficiency

# Target 14km Simulations

---


- 16 billion degrees of freedom
  - 6 cube panels
  - 240 x 240 columns of elements per panel
  - 4 x 4 basis functions per element
  - 26 vertical levels
  - 110 prognostic variables
- Scaled to 14,400 XT5 nodes with 60% parallel efficiency
- Must simulate 1-2 thousand times faster than real time
- With 10 second CAM-SE time step, need  $\leq 10$  ms per time step
  - 32-64 columns of elements per node, 5-10 thousand nodes




# CAM-SE Profile (Cray XT5, 14K Nodes)

- Original CAM-SE used 3 tracers (20% difficult to port)
- Mozart chemistry provides 106 tracers (7% difficult to port)
  - Centralizes port to tracers with mostly data-parallel routines

## 3-Tracer CAM-SE




## 106-Tracer CAM-SE




# Communication Between Elements

---




# Communication Between Elements



Physically occupy the same location, Spectral Element requires them to be equal

Edges are averaged, and the average replaces both edges

# Communication Between Elements



Physically occupy the same location, Spectral Element requires them to be equal

Edges are averaged, and the average replaces both edges

## Implementation

Edge\_pack: pack all element edges into process-wide buffer. Data sent over MPI are contiguous in buffer.


Bndry\_exchange: Send & receive data at domain decomposition boundaries

Edge\_unpack: Perform a weighted sum for data at all element edges.

# Original Pack/Exchange/Unpack


---

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”



# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI






# Original Pack/Exchange/Unpack


---

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack




# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel




# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle




# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle




# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle



# Original Pack/Exchange/Unpack


- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle






# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle
  - For each “receive cycle”
    - MPI\_Wait for the data
    - Send cycle over PCI-e (H2D)




# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle
  - For each “receive cycle”
    - MPI\_Wait for the data
    - Send cycle over PCI-e (H2D)




# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle
  - For each “receive cycle”
    - MPI\_Wait for the data
    - Send cycle over PCI-e (H2D)




# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle
  - For each “receive cycle”
    - MPI\_Wait for the data
    - Send cycle over PCI-e (H2D)



# Original Pack/Exchange/Unpack

- Edge\_pack ensures data for MPI is contiguous in buffer
- MPI communication occurs in “cycles”
- A cycle contains a contiguous data region for MPI
- Original pack/exchange/unpack
  - Pack all edges in a GPU Kernel
  - For each “send cycle”
    - Send cycle over PCI-e (D2H)
    - MPI\_Isend the cycle
  - For each “receive cycle”
    - MPI\_Wait for the data
    - Send cycle over PCI-e (H2D)
  - Unpack all edges in a GPU Kernel




# Optimizing Pack/Exchange/Unpack

---

- For a cycle, PCI-e D2H depends only on packing that cycle
  - Divide edge\_pack into equal-sized cycles
    1. Find only the elements directly involved in each separate cycle
    2. Evenly divide remaining elements among the cycles
  - Associate each cycle with a unique CUDA stream
  - Launch each pack in its stream
  - After a cycle is packed, call async. PCI-e D2H in its Stream
- Edge\_unpack at MPI boundaries requires all MPI to be finished
- However, internal unpacks can be done directly after packing


# Porting Strategy: Pack/Exchange/Unpack

- For each cycle
  - Launch edge\_pack kernel for the cycle in a unique stream
  - Call a cudaEventRecord for the stream's packing event



# Porting Strategy: Pack/Exchange/Unpack


- For each cycle
  - Launch edge\_pack kernel for the cycle in a unique stream
  - Call a cudaEventRecord for the stream's packing event






# Porting Strategy: Pack/Exchange/Unpack

- For each cycle
  - Launch edge\_pack kernel for the cycle in a unique stream
  - Call a cudaEventRecord for the stream's packing event




# Porting Strategy: Pack/Exchange/Unpack

- For each cycle
  - Launch edge\_pack kernel for the cycle in a unique stream
  - Call a cudaEventRecord for the stream's packing event



# Porting Strategy: Pack/Exchange/Unpack

- For each cycle
  - Launch edge\_pack kernel for the cycle in a unique stream
  - Call a cudaEventRecord for the stream's packing event



# Porting Strategy: Pack/Exchange/Unpack

---

- For each cycle
  - Launch edge\_pack kernel for the cycle in a unique stream
  - Call a cudaEventRecord for the stream's packing event

# Porting Strategy: Pack/Exchange/Unpack

- Prepost each cycle's MPI\_irecv
- While an MPI message remains pending
  - If all cycles finished packing (cudaEventQuery for all cycles' pack)
    - Launch edge\_unpack kernel over elements not dealing with MPI
  - For each cycle
    - If cycle finished packing (cudaEventQuery for the cycle's pack)
      - Call async. PCI-e D2H copy for the cycle's MPI data
      - Call cudaEventRecord for a PCI-e D2H event
    - If cycle finished D2H PCI-e (cudaEventQuery for the cycle's D2H)
      - Call MPI\_Isend for the cycle's MPI data
    - If MPI data has been received (MPI\_Test for the cycle's transfer)
      - Call PCI-e H2D copy for the cycle's MPI data
- Call a device-wide barrier to ensure PCI-e H2D copies are done
- Unpack elements dealing with MPI


# Resulting Concurrency

---



# Resulting Concurrency

## GPU Kernels




# Resulting Concurrency



**GPU Kernels**

**PCI-e D2H**





# Resulting Concurrency



**GPU Kernels**

**PCI-e D2H**

**PCI-e H2D**



# Resulting Concurrency




**GPU Kernels**

**PCI-e D2H**

**PCI-e H2D**

**MPI**



# Resulting Concurrency



<http://www.thinkdigit.com/FCKeditor/uploads/26mar10470oin342t.jpg>

**GPU Kernels**

**PCI-e D2H**

**PCI-e H2D**

**MPI**

**Host Computation**



[http://regmedia.co.uk/2011/05/22/cray-xk6\\_super-blade.jpg](http://regmedia.co.uk/2011/05/22/cray-xk6_super-blade.jpg)

# Other Important Porting Considerations

---

- Memory coalescing in kernels
  - Know how threads are accessing GPU DRAM, rethread if necessary
- Use of shared memory
  - Load data from DRAM to shared memory (coalesced)
  - Reuse as often as possible before re-accessing DRAM
  - Watch out for banking conflicts
- Overlapping kernels, CPU, PCI-e, & MPI
  - Perform independent CPU code during GPU kernels, PCI-e, & MPI
  - Break up & stage computations to overlap PCI-e, MPI, & GPU kernels
- PCI-e copies: consolidate if small, break up & pipeline if large
- GPU's user-managed cache made memory optimizations that are more difficult on a non-managed cache


# Usefulness Of Porting To Accelerators

---

- You understand your code's challenges for many threads
- You will often refactor the algorithms themselves
  - Vertical remap: splines + summation  $\rightarrow$  PPM + two integrations
  - More flops, but more independence and less data movement
- You will change the way you thread
  - Higher-level hoisting of OpenMP to allow more parallelism
  - More data-independent work, more flops
  - Better staging through cache, less data in cache (less thrashing)
- Incorporating changes into CPU code almost always speeds up the CPU code
  - This changes perspective on code refactoring cost-benefit

# Speed-Up: Fermi GPU vs 1 Interlagos / Node

- Benchmarks performed on XK6 using end-to-end wall timers
- All PCI-e and MPI communication included



# Questions?